Showing posts with label IMEC. Show all posts
Showing posts with label IMEC. Show all posts
2010/03/11
IMEC Using Synopsys TCAD Simulation Tools
After my recent blurb regarding the readiness of design tools to tackle 3D integration, I feel like I need to present at least some of the other side.
Labels:
3D devices,
3D integration,
3D interconnect,
IMEC,
Synopsys,
thru-silicon-vias,
TSV
IEEE CPMT-SCV Meeting Report - 3D IC Integration: The Next Generation of Electronics (Updated)
The IEEE Components, Packaging and Manufacturing Technology Society, Santa Clara Valley Chapter put together a great program last night: "3D IC Integration: The Next Generation of Electronics." The speaker, Dr. W. R. Bottoms, did a wonderful job of illuminating the current state of the industry. He clearly shares the excitement that we've been blogging about. I even managed to pick up some interesting tidbits by paying attention to the conversations at the meeting.
Labels:
3D integration,
3D interconnect,
Cadence,
Elpida,
IMEC,
Mentor Graphics,
Micron,
packaging,
Samsung,
scaling,
stacked die,
Synopsys,
TSV
Subscribe to:
Posts (Atom)